



UII




EP4CE6E22C8


UIH



EP4CE6E22C8




UIG




EP4CE6E22C8








UIF















EP4CE6E22C8








Title		
Size	Number	Revision
A4		
Date:	2017/1/2	Sheet of
File:	D:\myfpga\..CY4 SCH1.SchDoc	Drawn By:




Title		
Size	Number	Revision
A4		
Date:	2017/1/2	Sheet of
File:	D:\myfpga\...CY4_SCH2.SchDoc	Drawn By:




Title		
Size	Number	Revision
A4		
Date:	2017/1/2	Sheet of
File:	D:\myfpga\...CY4_SCH3.SchDoc	Drawn By:




Title		
Size A4	Number	Revision
Date:	2017/1/2	Sheet of
File:	D:\myfpga\...\CY4 SCH4.SchDoc	Drawn By:










**Real Time Clock**




**Ultrasonic Ranging**






Title		
Size	Number	Revision
A4		
Date:	2017/1/2	Sheet of
File:	D:\myfpga\...\CY4_SCH5.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	2017/1/2	Sheet of
File:	D:\myfpga\...CY4_SCH6.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	2017/1/2	Sheet of
File:	D:\myfpga\..CY4 SCH7.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	2017/1/2	Sheet of
File:	D:\myfpga\..CY4 SCH8.SchDoc	Drawn By: