

1	2	3	4
A	青创电子 <u>QCE-TECH</u> Cyclone FPGA开发板 Sheet1 Sheet1.SchDoc Sheet2 Sheet2.SchDoc Sheet1.sch 最小核心系统 Sheet2.sch 外围设备		
B			
C			
D			Title Size A4 Number Revision Date: File: 2014-12-6 E:\E\...\Top-V6.SchDoc Sheet of Drawn By:
1	2	3	4

VCC33

PNP-90T12 U14

PNP-90T12 U15

PNP-90T12 U16

PNP-90T12 U17

R17 2.2k

R18 Comment: 2.2k

R19 2.2k

R20 2.2k

COM1

COM2

COM3

COM4

COM5

SM 6

SM 144

SM 142

SM 141

U19

SM 4	11	A	12 COM1
SM 140	7	B	9 COM2
SM 1	4	C CM1	8 COM3
SM 5	2	D CM2	6 COM4
SM 7	1	E CM3	
SM 2	10	F CM4	
SM 143	5	G	
SM 3	3	DP	

SM_3,6B4

U18	
DZ 134 16	L8→R8
DZ 132 15	L7→R7
DZ 122 11	L6→R6
DZ 123 6	L5→R5
DZ 120 10	L4→R4
DZ 129 4	L3→R3
DZ 131 3	L2→R2
DZ 128 13	L1→R1

B8*8

[illegible][illegible]

U20

6	DA 49
5	DA 50
4	DA 51

开关电路

VCC33

R45 R43 R44
10k 10k 10k

DSWITCH_31 31
DSWITCH_28 28
DSWITCH_27 27

DIP1
1 2 3 4 5 6

DIP2
1 2 3 4 5 6

The schematic diagram illustrates the motor control circuit. It features two L9110 motor drivers, U29 and U30. Both chips are powered by VCC50 and ground. The input signals are from JP2 (XH-5P) and the output signals are MOTO 39, MOTO 40, MOTO 37, and MOTO 38. Resistor values R36, R37, R38, and R39 are indicated as 10k.

93C46

93C46	47	2	CS	VCC	7	
93C46	42	3	SK	DC	6	
93C46	41	4	DI	ORG	5	
			DO	GND		

C17
104

Title		
Size B	Number	Revision
Date:	2014-12-6	Sheet of
File:	E:\E\...\Sheet2.SchDoc	Drawn By: